

## EXHIBIT 020

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
10. Method for exchanging messages in an integrated circuit comprising a plurality of modules,	Without conceding that the preamble of claim 10 of the '449 Patent is limiting, Samsung Electronics Co., Ltd.'s (hereinafter, “Samsung”) Exynos 1280 system on chip (hereinafter, the “Exynos SoC”) is an integrated circuit and performs a method for exchanging messages in an integrated circuit comprising a plurality of modules, either literally or under the doctrine of equivalents.

---

<sup>1</sup> The Exynos SoC is charted as a representative product made used, sold, offered for sale, and/or imported by or on behalf of Samsung. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div data-bbox="541 256 787 310"><b>SAMSUNG</b></div> <div data-bbox="541 386 955 464"><b>Product brief</b> Create infinite possibilities</div> <div data-bbox="541 524 1108 630"><b>Exynos 1280</b></div> <div data-bbox="541 764 674 800"><b>Highlights</b></div> <div data-bbox="541 821 1194 914">A mobile processor ready for 5G and AI Advanced ISP and MFC for rich multimedia experience Powerful octa-core CPU and GPU</div> <div data-bbox="506 971 955 1395"></div> <div data-bbox="997 1029 1134 1063"><b>5G for all</b></div> <div data-bbox="997 1076 1858 1218">Exynos1280 is a mobile processor based on a 64-bit RISC processor. It contains a 5G modem, which is compliant with two types of 5G network (Sub-6GHz and mmWave), as well as all legacy networks. It is built using an advanced 5nm EUV process for high power efficiency.</div> <div data-bbox="997 1308 1409 1347"><b>All-in-one processor for 5G</b></div> <div data-bbox="997 1356 1810 1385">The Exynos 1280 embedded modem supports both sub-6GHz (Frequency Range</div>


**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>																										
	<p data-bbox="499 289 1486 321"><a href="https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf">https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf</a></p> <p data-bbox="499 365 1873 440">The Exynos SoC comprises a plurality of modules, for example Arm Cortex-A78 core, Cortex-A55 core, Arm Mali-G68 GPU, and AI Engine with NPU:</p> <h2 data-bbox="514 483 873 540">Specifications</h2> <table border="1" data-bbox="514 597 1879 1203"> <thead> <tr> <th></th><th>Exynos 1280</th></tr> </thead> <tbody> <tr> <td>CPU</td><td>Cortex<sup>®</sup>-A78 x 2 + Cortex<sup>®</sup>-A55 x 6</td></tr> <tr> <td>GPU</td><td>Mali<sup>™</sup>-G68</td></tr> <tr> <td>AI</td><td>AI Engine with NPU</td></tr> <tr> <td>Modem</td><td>5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)</td></tr> <tr> <td>Connectivity</td><td>WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth<sup>®</sup> 5.2, FM Radio Rx</td></tr> <tr> <td>GNSS</td><td>Quad-constellation multi-signal for L1 and L5 GNSS</td></tr> <tr> <td>Camera</td><td>Up to 108MP in single camera mode, Single-camera 32MP @30fps</td></tr> <tr> <td>Video</td><td>4K 30fps encoding and decoding</td></tr> <tr> <td>Display</td><td>Full HD+@120Hz</td></tr> <tr> <td>Memory</td><td>LPDDR4x</td></tr> <tr> <td>Storage</td><td>UFS v2.2</td></tr> <tr> <td>Process</td><td>5nm</td></tr> </tbody> </table> <p data-bbox="499 1230 1486 1263"><a href="https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf">https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf</a></p>		Exynos 1280	CPU	Cortex <sup>®</sup> -A78 x 2 + Cortex <sup>®</sup> -A55 x 6	GPU	Mali <sup>™</sup> -G68	AI	AI Engine with NPU	Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)	Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth <sup>®</sup> 5.2, FM Radio Rx	GNSS	Quad-constellation multi-signal for L1 and L5 GNSS	Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps	Video	4K 30fps encoding and decoding	Display	Full HD+@120Hz	Memory	LPDDR4x	Storage	UFS v2.2	Process	5nm
	Exynos 1280																										
CPU	Cortex <sup>®</sup> -A78 x 2 + Cortex <sup>®</sup> -A55 x 6																										
GPU	Mali <sup>™</sup> -G68																										
AI	AI Engine with NPU																										
Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)																										
Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth <sup>®</sup> 5.2, FM Radio Rx																										
GNSS	Quad-constellation multi-signal for L1 and L5 GNSS																										
Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps																										
Video	4K 30fps encoding and decoding																										
Display	Full HD+@120Hz																										
Memory	LPDDR4x																										
Storage	UFS v2.2																										
Process	5nm																										

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>The Exynos SoC utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) to exchange messages:</p> <div data-bbox="506 329 1247 1243">  <p>The screenshot shows the Samsung logo at the top. Below it, the text reads: "Samsung uses Arteris FlexNoC IP in its <b>Samsung Exynos</b> mobile phone applications processors, digital baseband modems, <b>4K SUHD TVs</b> and <b>Artik IoT</b> modules." At the bottom of the screenshot is a red button that says "LEARN MORE »".</p> </div> <p><a href="https://web.archive.org/web/20210514110614/https://www.arteris.com/customers">https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</a></p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="590 250 1577 418">Arteris IP FlexNoC® Interconnect Licensed by Samsung's System LSI Business for Digital TV Chips</p> <p data-bbox="888 456 1278 488">by <b>Kurt Shuler</b>, on April 23, 2019</p> <p data-bbox="543 537 1598 662">CAMPBELL, Calif. –April 23, 2019– Arteris IP, the world's leading supplier of innovative, silicon-proven <b>network-on-chip (NoC) interconnect</b> semiconductor intellectual property, today announced that Samsung's System LSI Business has renewed multiple <b>Arteris IP FlexNoC Interconnect</b> licenses for use in multiple high-performance digital TV (DTV) processing chips utilizing Samsung's latest semiconductor technology process nodes.</p> <p data-bbox="548 699 1535 873"> <b>“</b>Over many years, FlexNoC interconnect IP has helped us accelerate implementation of our digital TV chip designs on our latest semiconductor process nodes. This core interconnect technology is required to develop complex and highly optimized chips in a predictable, low-risk fashion.” </p> <p data-bbox="1304 971 1570 1019"><b>SAMSUNG</b></p> <p data-bbox="1224 1081 1570 1101"><i>Jaeyoul Lee, Vice President, Samsung Electronics</i></p> <p data-bbox="543 1159 1619 1219">Samsung first licensed FlexNoC interconnect IP in 2010. Since then, Samsung has used Arteris interconnect IP to enable complex SoC architectures in chips like the <b>Exynos mobile processors</b> and other electronic systems.</p> <p data-bbox="499 1252 1577 1284"><a href="https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc">https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc</a></p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<h2 data-bbox="632 272 1629 391">Arteris Interconnect IP Solution Selected by Samsung for Mobile SoC Deployment</h2> <p data-bbox="884 428 1373 459">by <b>Kurt Shuler</b>, on November 02, 2010</p> <p data-bbox="558 509 1642 578">Network-on-Chip (NoC) interconnect technology leader enables higher performance and more cost effective designs for mobile phone systems-on-chip (SoCs)</p> <p data-bbox="558 607 1677 740">SUNNYVALE, California — November 2, 2010 — Arteris, Inc., a leading supplier of on-chip interconnect IP solutions, today announced that Samsung Electronics Co., Ltd., has selected Arteris' interconnect solutions for multiple chips within Samsung's mobile SOC products. Samsung chose Arteris interconnect IP to support the high speed inter-chip communication requirements in next generation mobile SOC products.</p> <p data-bbox="562 784 1646 1065"><b>“</b><i>The Arteris interconnect IP offers us a convenient solution to handle the high speed communication needed between our SoC and external modem IC. Our customers will benefit from the lower BOM cost and power consumption as a result of this IP. We look forward to Arteris' interconnect IP helping us shorten development schedules and lower risks associated with compatibility.</i></p> <div data-bbox="1356 1117 1640 1211">  </div> <p data-bbox="980 1230 1646 1252"><i>Thomas Kim, Vice President, SoC Platform Development, System LSI, Samsung Electronics</i></p> <p data-bbox="499 1295 1541 1328"><a href="https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us">https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us</a></p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>The Arteris NoC exchanges messages in the Exynos SoC.</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>




**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>


**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
the messages between the modules being	Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC exchanges messages between modules in the Exynos SoC over connections via a network, wherein said connections comprises a set of communication channels each having a set of

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
<p>exchanged over connections via a network, wherein said connections comprises a set of communication channels each having a set of connection properties, any communication channel being independently configurable,</p>	<p>connection properties any communication channel being independently configurable, either literally or under the doctrine of equivalents.</p> <p>A large SoC, such as the Exynos SoC may include multiple classes of Arteris NoC interconnect network:</p> <h3 style="color: orange;">Logical Interconnect Topology Development</h3> <p>FLEXNOC &amp; NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <ul style="list-style-type: none"> <li>• ArChip16 Example: Large SoCs have multiple classes of interconnect             <ul style="list-style-type: none"> <li>– Non-coherent, Coherent, Control/Status, Observability, etc.</li> </ul> </li> <li>• Ncore &amp; FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</li> </ul> <p><b>ARTERIS IP</b> ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP   9</p> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 9.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>The Exynos SoC utilizes the Arteris NoC to exchange messages over connections via a network, wherein said connections comprises a set of communication channels that are independently configurable.</p> <p>For example, in the the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>Connections within the Arteris NoC network may be defined by a connectivity table:</p>


## U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim

Samsung Exynos 1280 System on Chip<sup>1</sup>

## Connectivity Map → Interconnect Connections → Layout



- Connectivity table defines interconnect connections within the floorplan
- Routes must pass through available channels in the floorplan
- Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU

DC-Topographical

ARTERISIP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 12

See Physical Interconnect Aware Network Optimizer, [http://www.ispd.cc/slides/2018/s7\\_2.pdf](http://www.ispd.cc/slides/2018/s7_2.pdf), at slide 12.

In the Arteris NoC, “[t]he delivery of packets within the NoC is the responsibility of the physical layer [where the] link size, or width (i.e., number of wires), is set by the designer at design time[and] [o]ne link (represented in Figure 11.1) defines the following signals... Pres. – Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy – flow control”:



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.1.3 Physical Layer</b></p> <p>The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313-314.</p> <p>The Exynos SoC utilizes the Arteris NoC's connections that comprise a set of communication channels each having a set of connection properties, any communication channel being independently configurable.</p> <p>For example, as noted above, in the Arteris NoC, “[o]ne link (represented in Figure 11.1) defines the following signals... Pres. – Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service) [and] RxRdy – flow control.”</p> <p>In the Arteris NoC implements Quality of Service (QoS) to “provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”:</p> <p><b>Quality of Service (QoS).</b> The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal</i> NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Real time and low latency (RTLL)</b>—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> <li>• <b>Guaranteed throughput (GT)</b>—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> <li>• <b>Guaranteed bandwidth (GBW)</b>—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.</li> <li>• <b>Best effort (BE)</b>—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="541 282 1843 358">* Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.</p> <p data-bbox="499 386 1803 462">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 315-316.</p> <p data-bbox="499 505 1759 581">As a further illustration, the Arteris NoC “addresses ... varied QoS needs in many ways,” including “Dynamic Packet Priorities” and “Dynamic Pressure Propagation”:</p> <h2 data-bbox="541 631 1669 773">Arbitration: Dynamic Packet Priorities &amp; Dynamic Pressure Propagation</h2> <p data-bbox="541 833 1698 1057">Arteris Network on Chip technology addresses these varied QoS needs in many ways: First, the interconnect assigns priorities to transactions to ensure they arrive at the target in the proper order to meet system requirements. Priority levels can be attached to individual packets or to all transactions pending on a socket. The interconnect can also assign Dynamic Packet Priorities at runtime.</p> <p data-bbox="541 1117 1667 1341">Second, the interconnect can sense when high priority packets may be blocked or slowed due to downstream traffic congestion and can then clear a path for these high priority packets. This technology, called Dynamic Pressure Propagation, is analogous to a fire truck racing down city streets: All traffic pulls to the side of the road to let the fire truck through.</p> <p data-bbox="499 1369 1356 1403"><a href="https://www.arteris.com/end-to-end-quality-of-service-qos">https://www.arteris.com/end-to-end-quality-of-service-qos</a></p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="499 289 1793 365">As a further illustration, “QoS information may be generated from within the [Arteris] NoC interconnect using Arteris’ QoS Generator”:</p> <h2 data-bbox="527 418 1478 483">Bandwidth Limiters and Rate Regulators</h2> <p data-bbox="527 548 1688 776">Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris’ QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:</p> <ul data-bbox="573 841 1703 1161" style="list-style-type: none"> <li>➤ Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded.</li> <li>➤ Rate Regulators – Rate regulators cause a socket’s transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled.</li> </ul> <p data-bbox="499 1185 1356 1221"><a href="https://www.arteris.com/end-to-end-quality-of-service-qos">https://www.arteris.com/end-to-end-quality-of-service-qos</a></p> <p data-bbox="499 1263 1871 1377">As a further illustration, the Arteris NoC uses “a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.” For other traffic, the “[b]est effort traffic can be left untouched[,]” “[l]atency sensitive traffic may have its</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>urgency modulated as a function of the transaction[,]” “[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]” and “[o]n the real-time modem data port, the hurry is fixed at a critical level”:</p> <p>Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.</p> <p>In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.</p> <p>See Application driven network-on-chip architecture exploration &amp; refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf">https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf</a>, at pg.16.</p> <p>For the other traffic, “the configuration can be done in architecture”:</p>



## U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>● Best effort traffic can be left untouched.</li> <li>● Latency sensitive traffic may have its urgency modulated as a function of the transaction: <i>Normal</i> for writes and <i>important</i> for reads.</li> <li>● Soft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives: <i>Critical</i> until a specified bandwidth is obtained on a sliding 4 microsecond window, and <i>normal</i> thereafter. These settings are set through configuration registers and may be modified while the interconnect is running. The mechanism is called a bandwidth regulator.</li> <li>● On the real-time modem data port, the hurry is fixed at a critical level.</li> </ul> <p><i>Id.</i> at 18.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes may be mapped onto the Arteris interconnect topology:</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
 “Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim

Samsung Exynos 1280 System on Chip<sup>1</sup>

# Memory NoC: Interconnect Topology – Traffic Classes

Classify your IP connections per class of traffic:

Best Effort (BE)	Image system
Low Latency (LL)	SRAM
High Bandwidth (HB)	Main/Coherency

Column						
Row						
Modifications						
Defer						
		SRAM/T/I/O	Sched10/T/I/O	Sched11/T/I/O	Sched12/T/I/O	Sched13/T/I/O
CSI/I/O		BE	BE	BE	BE	
DSI/I/O		BE	BE	BE	BE	
FromCohNoCMem/I/O	LL	HB	HB	HB	HB	✓
FromMainNoC/I/O	LL	HB	HB	HB	HB	✓
ISP/I/O		BE	BE	BE	BE	

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13

ARTERIS<sup>IP</sup>

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
 “Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim

Samsung Exynos 1280 System on Chip<sup>1</sup>

Memory NoC:  
Traffic classes are mapped onto logical interconnect topology

Column  
  
Row  
  
Modifications  
Defer

	SRAM/I/O	Sched10/T/O	Sched11/T/O	Sched12/T/O	Sched13/T/O	Sched14/T/O
CSI/I/O	BE	BE	BE	BE		
DSI/I/O	BE	BE	BE	BE		
FromCohNoCMem/I/O	LL	HB	HB	HB	HB	✓
FromMainNoC/I/O	LL	HB	HB	HB	HB	✓
ISP/I/O		BE	BE	BE	BE	

The diagram shows the logical interconnect topology of the Samsung Exynos 1280 System on Chip. It illustrates the mapping of traffic classes (LL, HB, BE) to specific interconnect components (LL/HB, HB, BE) and their connections to various system components like Main, Mem, and Display engines.

Key components and connections include:

- Main\_engine**: Main\_engine (500 MHz) with components like CSI, DSI, and ISP.
- Mem\_engine**: Mem\_engine (500 MHz) with components like FromCohNoCMem and FromMainNoC.
- Display\_engine**: Display\_engine (500 MHz) with components like FromCohNoCMem and FromMainNoC.
- Interconnect**: A central interconnect structure with components like LL/HB, HB, and BE.
- Connections**: Connections between the engines and the interconnect, showing the mapping of traffic classes (LL, HB, BE) to specific interconnect components.

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div data-bbox="535 300 1291 349" style="color: orange; text-align: center;"> <h2>Memory Access Traffic Classes</h2> </div> <div data-bbox="546 365 1438 909"> <p>Legend:</p> <ul style="list-style-type: none"> <li>Cache Coherent (CC)</li> <li>Low Latency (LL)</li> <li>High Bandwidth (HB)</li> <li>Best Effort (BE)</li> </ul> </div> <div data-bbox="1470 365 1827 909"> <ul style="list-style-type: none"> <li>Cache Coherent (CC) within Compute Cluster</li> <li>Low Latency (LL) to SRAM</li> <li>High Bandwidth (HB) to DRAM &amp; Cache Fill</li> <li>Best Effort (BE) for Peripherals &amp; DMA</li> <li>QoS for Video</li> <li>Multiple functional NoCs interacting</li> <li>Physically Constrained</li> </ul> </div> <div data-bbox="504 974 1869 1006" style="text-align: center;"> <p>ARTERIS IP ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP   11</p> </div> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slides 11, 13, 16.</p> <p>As a further illustration, in the Arteris NoC, “QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTTP packets” and “[s]ome features [of the switch] can be software-controlled at runtime through the service network”:</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.3.1 Switching</b></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> <li>1. <b>Choosing the route</b>—Using relevant information extracted from the packet, the routing table selects a target output port.</li> <li>2. <b>Arbitrating</b>—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.</li> <li>3. <b>Switching</b>—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.</li> <li>4. <b>Arbiter release</b>—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.</li> </ol> <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
 “Apparatus and method for communicating in an integrated circuit”



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>As a further illustration, the “Pres.” signal in the NTP packet “[i]ndicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).”</p> <p><b>FIGURE 11.2</b> NTP packet structure.</p> <p><i>See id.</i> at 313, 314.</p> <p>As a further illustration, in the Arteris NoC, “the routing tables actually used in the switch are parameterizable for each input port of the switch. It is thus possible to use different routing tables for each switch input. Routing tables can optionally be programmed via the service network interface; in this case, their configuration registers appear in the switch register address map.”</p> <p><i>See id.</i> at 322.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
<p>wherein said connection through the network supports transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module</p>	<p>Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC in the Exynos SoC has connections through the network that support transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Exynos SoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>




**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p>
and further comprising the steps of:  the first module issuing a request	In the Arteris NoC in the Exynos SoC, the first module issues a request for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels, either literally or under the doctrine of equivalents.

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels;	<p>The first module of the Exynos SoC utilizes the Arteris NoC to issue a request for a connection with the second module to a communication manager.</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>The request issued by first module of the Exynos SoC comprises desired connection properties associated with the sets of communication channels.</p> <p>For example, in the Arteris NoC, “[t]he delivery of packets within the NoC is the responsibility of the physical layer [where the] link size, or width (i.e., number of wires), is set by the designer at design time[and] [o]ne link (represented in Figure 11.1) defines the following signals... Pres.—</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy – flow control”:</p> <p><b>11.3.1.3 Physical Layer</b></p> <p>The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

‘449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313-314.</p> <p>As a further example, in the Arteris NoC, “QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed” and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p><b>Quality of Service (QoS).</b> The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (<a href="#">Figures 11.1</a> and <a href="#">11.2</a>). The pressure</p>



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Real time and low latency (RTLL)</b>—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> <li>• <b>Guaranteed throughput (GT)</b>—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> <li>• <b>Guaranteed bandwidth (GBW)</b>—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.</li> <li>• <b>Best effort (BE)</b>—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>* Note that in the NTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.</p> <p><b>FIGURE 11.2</b> NTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 315-316.</p> <p>As a further example, in the Arteris NoC, “QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTP packets” and the router architecture includes blocks such as “Input Controller,” “Flow Control,” “Crossbar (Flow control)” “Route Table” and “Arbiter”:</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.3.1 Switching</b></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> <li>1. <b>Choosing the route</b>—Using relevant information extracted from the packet, the routing table selects a target output port.</li> <li>2. <b>Arbitrating</b>—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.</li> <li>3. <b>Switching</b>—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.</li> <li>4. <b>Arbiter release</b>—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.</li> </ol> <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
 “Apparatus and method for communicating in an integrated circuit”



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)***“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
<p>the communication manager forwarding the request to a resource manager; the resource manager determining whether a target connection with the desired connection properties is available;</p>	<p>In the Arteris NoC in the Exynos SoC, the communication manager forwards the request to a resource manager and the resource manager determines whether a target connection with the desired connection properties is available, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by Exynos SoC, “QoS is supported in the switch” which “choos[es] the route” using a “routing table”; “arbitrat[es]”; and “switch[es]” and the router architecture includes blocks such as “Input Controller,” “Flow Control,” “Crossbar (Flow control)” “Route Table” and “Arbiter”:</p> <p><b>11.3.3.1 Switching</b></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>




**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> <li>1. <b>Choosing the route</b>—Using relevant information extracted from the packet, the routing table selects a target output port.</li> <li>2. <b>Arbitrating</b>—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.</li> <li>3. <b>Switching</b>—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.</li> <li>4. <b>Arbiter release</b>—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.</li> </ol> <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
 “Apparatus and method for communicating in an integrated circuit”



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>As a further illustration, in the Arteris NoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 321, 322.</p>
<p>the resource manager responding with the availability of the target connection to the communication manager; and</p>	<p>In the Arteris NoC in the Exynos SoC, the resource manager responds with the availability of the target connection to the communication manager, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Exynos SoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 321, 322.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>As a further illustration, in the Arteris NoC, “[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee – at most one connection per row – is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority).”</p> <p><i>Id.</i> at 322-323.</p>
<p>the target connection between the first and second module being established based on the available properties of said communication channels of said connection.</p>	<p>In the Arteris NoC in the Exynos SoC, the target connection between the first and second module is established based on the available properties of said communication channels of said connection, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Exynos SoC, “QoS is supported in the switch” which “choos[es] the route” using a “routing table”; “arbitrat[es]”; and “switch[es]”:</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”


‘449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.3.1 Switching</b></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> <li>1. <b>Choosing the route</b>—Using relevant information extracted from the packet, the routing table selects a target output port.</li> <li>2. <b>Arbitrating</b>—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.</li> <li>3. <b>Switching</b>—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.</li> <li>4. <b>Arbiter release</b>—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.</li> </ol> <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**  
 “Apparatus and method for communicating in an integrated circuit”



**U.S. Patent No. 7,373,449 (Radulescu and Goossens)**

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>In the Arteris NoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 321, 322.</p> <p>As a further illustration, in the Arteris NoC, “[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee – at most one connection per row – is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority).”</p> <p><i>Id.</i> at 322-323.</p> <p>As a further illustration, in the Arteris NoC, “[t]he crossbar implements datapath connection between inputs and outputs. It uses the connection matrix produced by the arbiter to determine which connections must be established. It is equivalent to a set of <math>m</math> muxes (one per output port), each having <math>n</math> inputs (one per input port).”</p> <p><i>Id.</i> at 323.</p>